40 lines
1.5 KiB
Diff
40 lines
1.5 KiB
Diff
|
From aa81e4e3f5d02bd8e8012df677452c4a8b208ac7 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Zhenzhong Duan <zhenzhong.duan@intel.com>
|
||
|
|
Date: Mon, 4 Nov 2024 20:55:34 +0800
|
||
|
|
Subject: [PATCH] intel_iommu: Send IQE event when setting reserved bit in
|
||
|
|
IQT_TAIL
|
||
|
|
|
||
|
|
According to VTD spec, Figure 11-22, Invalidation Queue Tail Register,
|
||
|
|
"When Descriptor Width (DW) field in Invalidation Queue Address Register
|
||
|
|
(IQA_REG) is Set (256-bit descriptors), hardware treats bit-4 as reserved
|
||
|
|
and a value of 1 in the bit will result in invalidation queue error."
|
||
|
|
|
||
|
|
Current code missed to send IQE event to guest, fix it.
|
||
|
|
|
||
|
|
Fixes: c0c1d351849b ("intel_iommu: add 256 bits qi_desc support")
|
||
|
|
Suggested-by: Yi Liu <yi.l.liu@intel.com>
|
||
|
|
Signed-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>
|
||
|
|
Message-Id: <20241104125536.1236118-2-zhenzhong.duan@intel.com>
|
||
|
|
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
|
||
|
|
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
|
||
|
|
Signed-off-by: Zhongrui Tang <tangzhongrui_yewu@cmss.chinamobile.com>
|
||
|
|
---
|
||
|
|
hw/i386/intel_iommu.c | 1 +
|
||
|
|
1 file changed, 1 insertion(+)
|
||
|
|
|
||
|
|
diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
|
||
|
|
index 2f8bcc1557..deb853e1ea 100644
|
||
|
|
--- a/hw/i386/intel_iommu.c
|
||
|
|
+++ b/hw/i386/intel_iommu.c
|
||
|
|
@@ -2605,6 +2605,7 @@ static void vtd_handle_iqt_write(IntelIOMMUState *s)
|
||
|
|
if (s->iq_dw && (val & VTD_IQT_QT_256_RSV_BIT)) {
|
||
|
|
error_report_once("%s: RSV bit is set: val=0x%"PRIx64,
|
||
|
|
__func__, val);
|
||
|
|
+ vtd_handle_inv_queue_error(s);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
s->iq_tail = VTD_IQT_QT(s->iq_dw, val);
|
||
|
|
--
|
||
|
|
2.41.0.windows.1
|
||
|
|
|